## CAMAC 16ch PHADC (C008)



- ◎ 16ch are condensed to the CAMAC width.
- $\odot$  As for the input signal, even which of plus and minus is to be acceptable, and moreover specify input impedance at the time of the  $50 \Omega \sim 5k \Omega$  delivery, too.
- $\bigcirc$  16ch can be measured at the same time.
- Peak Hold part becomes a mini-card, and maintenance is easy for it.
- O ADC is a comparative type one after another as to high-speed 12bit.
- ◎ It has analog Sum output.
- It has Discri inside, and NIM is output in HOLD-OUT. (When this output is made GATE, a self-trigger is possible as PHA.)

The voltage of the peak of the analog signal is digitized with 12bitADC. It copes with a high-speed signal because it copes with it more than gate width 500nSec, too.



Gate input

Input of an analog

Mini-card output

## < CAMAC Funcuion >

## < Specifications >

Gate input : NIM level minimum width 500nSec	Residual quantity pedestal : Standard 50 counts
Input of an analog : $0 \sim 2.5 \vee (or 0 \sim -2.5 \vee)$	Change time : $1 \ 0 \ \mu \ S \ e \ c$ following
~ 1 0 0 n S e c It is started.	SUM output : The addition output of 16ch input
~ 2 0 0 n S e c It is lowered $3\%$ and under of the errors	
$\sim$ 2 0 0 n S e c It is started.	Hold output : Discriminator output of the SUM
$\sim$ 300 n S e c It is lowered 3% and under	of the errors output (N I M level)
	A D C : One after another, a comparative 12bit
	(about one channel 5 $\mu$ sec)
Input impedance : $50 \Omega$ change is possible.	Straight line : 1 L S B following
Input of resetting : NIM level minimum width 50nSec	
Reset time : 800 n Sec	Form : CAMAC standard 1 width module
	Power supply : $+6 \lor$ , $+24 \lor$ , $-6 \lor$ , $-24 \lor$

Approve it because specifications and so on that it is refused are sometimes changed.